Design Verification Engineer III, Multimedia, Silicon
at Google
Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience. 4 years of experience verifying digital logic at RTL using SystemVerilog for ASICs. Experience coding in SystemVerilog and using standard verification methodologies (i.e., UVM). Experience verifying digital IP or subsystems. Learn more