Physical Design Technical Lead, ASIC, TPU

Sunnyvale, CA, USA·Advanced·other
Apply on Google →

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 10 years of experience with physical design and leading full-chip or massively intricate subchip implementation (e.g., from RTL2GDSII, including key stages like floorplanning, place and route, and timing closure) for high-speed ASICs in advanced process nodes. Experience in Python, Tcl, or Perl scripting. Learn more

More open roles at Google